Update README.md

This commit is contained in:
Kunal-Radhika 2020-11-28 14:35:33 +05:30 committed by GitHub
parent 33854ec10e
commit 562471c07c
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23

View file

@ -1,4 +1,4 @@
# SOC Design For Testing Digital IP chips (RISC V and SRAM)
# vsdDevBoard_v0
This project explains the importance of components used in the PCB design based on the RISC V and SRAM are on the single chip for testing the entire PCB board and also explains how data flows within the design right from writing the code in C in a Software IDE/SDK to transmitting the code to the Flash Memory.
# Table of Contents